




IP SOLUTIONS

# FIRECORE FCx-yyy



NetList / SourceCode / Deployment

Basic / Extended / GPLink

FireCore



## PRODUCT OVERVIEW:

**FireCore** represents the DapTechnology fully self-contained yet flexible AS5643 compliant IEEE-1394b IP Core bus interface solution. With this exciting product, DapTechnology combines essential IP building blocks for LLC IP (FireLink®) and PHY IP (FireGate) into one package. System designers can now be entirely isolated from the typical issues associated with COTS silicon (availability, roadmap, revisions) and have full control via in-field upgrades and optimization.

The advantages are obvious: **FireCore** offers a very customizable solution for both the Link as well as the PHY layer. Key elements include a configurable number of PHY ports, Bit Error Injection and Bit Error Rate Testing (pending), a configurable host interface with optional DMA capability, optional features such as Bus, Resource and Cycle Master capabilities, expanded filtering and isochronous data streaming ports.

With **FireCore** DapTechnology targets two main market segments, i.e. high-bandwidth applications and SAE AS5643 implementations which are predominantly deployed in aerospace and defense systems.

Faster speeds (beyond 800Mbps) for IEEE-1394 have become a real need. The requirement predominantly originates from bandwidth rich applications in the video and audio arena. Even with the current industry standard of 800Mbps there are restrictions in the amount of video data that can be transmitted, especially when dealing with high-resolution, uncompressed video streams. While quite common and generally accepted in the consumer video arena (MPEG or DV video compression) in virtually all industrial, medical, scientific and avionics applications, lossy compression (e.g. JPEG) algorithms are not usable and the size of video data streams is constantly increasing. Likewise, the number of simultaneously transmitted streams is rising for typical applications. DapTechnology is firmly convinced that **FireCore** is the only viable solution that offers a technological and economical roadmap for products in this domain and therefore presents a bright future for next generation vision-based products.

The other key area for value added deployments for **FireCore** is the field of highly targeted applications. Usage of IEEE-1394 in aerospace is probably the prime example. DapTechnology's **FireCore** package offers unprecedented technical features and functions, added flexibility, options for customization and future expansion. The product not only addresses the earlier mentioned silicon availability and roadmap issues but furthermore, it offers a roadmap for AS5643 HW level support.



Together with FireStack® (DapTechnology's own 1394 software stack), **FireCore** is designed to take complete advantage of AS5643 extensions. It is the clear objective to fully abstract the 1394 protocol layer and largely the AS5643 protocol layer so the implementers can focus entirely on system level functions like fault tolerance, fault isolation and redundancy. For both 1394 components - FireLink® and FireGate - DapTechnology has very clear strategic visions as to how the company directly supports distinct features and functions for AS5643. Both can be implemented as standalone solutions with remarkable advantages. In combination the two will offer the possibility to architect a system with measurable benefits.

DapTechnology offers three versions of FireCore, each interoperating with the different LLC types, i.e. a Basic, an Extended and the General Purpose Link (GPLink) version. The Basic version is optimized for small core sizes whereas the Extended version aims for high bandwidth throughput and OHCI compatibility. GPLink is a replacement for commercially available general purpose chips. All versions have their respective feature sets and benefits and use the same FireGate PHY IP. DapTechnology will gladly assist customers in selecting the appropriate version for their particular product.

## KEY FEATURES:

- IEEE 1394b-2008 compliant
- Supports 100- 3200Mbps data transfer rates depending on target platform specifications
- Complete IP solution combining FireLink® (Basic, Extended, GPLink) and FireGate
- Supports Legacy and Beta packets RX/TX
- Software support via 1394 SW stack FireStack®
- OHCI compliant (Extended version)
- Supports all standard 1394 packet types
- Configurable Cycle Master capability
- Isochronous and Asynchronous packet filters
- Automatic Acknowledge generation depending on Link Layer Controller state, packet type and available buffer size
- Various forced errors, including Symbol, Header & Data CRC error
- PHY clock optional asynchronous to host clock
- Basic: Isochronous transmit/receive ports for up to 8 channels
- Configurable number of PHY ports (up to 16)

## COMMON FEATURES:

### Host Bus Interface

The following types of host bus systems are supported:

- *Generic*: A generic 32-bit synchronous host bus.
- *PLB*: A 64-bit synchronous bus used in Xilinx FPGAs for their MicroBlaze and PowerPC based systems.
- *Avalon*: A 32-bit synchronous bus used in Altera FPGAs for their NIOS processor (Basic only).
- *AXI*: 32-bits wide bus used in MicroBlaze and ARM-based systems.
- *APB*: 32-bits wide bus used in Microsemi FPGAs.

The Basic and GPLink versions are implemented as slave-only bus interfaces, while the Extended version utilizes a DMA engine which accesses the bus as a Master.

### Control Status

All versions have a number of registers that are used to control the Link Layer Controller and to check its status. For the Extended version, control for the DMA engine is also provided according to the OHCI standard.

### CRC Calculation/Verification

Data and Header CRC are automatically added for Outgoing Packets. CRCs are verified for incoming packets. Faulty packets are ignored. Additionally, errors can be injected for TX packets (symbol, header and or data CRC).

### Ack Generation

Acknowledge Packet Generation is based on incoming packet content, available buffer space as well as LLC state.

### Filtering

NodeID (async) and channel number (iso) specific packet filter engine.

## COMMON FEATURES (continued):

### ISO Ports (Basic version only, optional)

Up to eight (8) independent ISO Receive and ISO Transmit ports are provided. The purpose of these ports is to connect dedicated stream HW (e.g.: image/video generating/receiving HW) for the handling of data streams without burdening the host processor.

Received and Transmitted isochronous packets can be routed through the ISO Ports therefore providing a dedicated and highly efficient data path for the isochronous packets. Optionally the packet headers will be skipped (RX) or automatically generated (TX).

### Async Receive Port (Basic version only, optional)

FireLink Basic has an option to route received asynchronous packets to an asynchronous receive port.

### Cycle Start Generation (optional)

A Cycle Start Packet generation functionality with its associated Cycle\_Time Register is supported by the HW. The feature can be enabled disabled as needed.

### FireGate PHY layer IP

It presents a fully IEEE-1394-2008 Beta compliant PHY Layer implementation. The main PHY layer related functional blocks ensure functional standard compliance as well as interoperability with off-the-shelf physical layer devices. The PHY/Link layer interface has been optimized for performance and deviates from the standardized PHY/LLC interface. FireGate is optimized to work with FireLink which also supports these enhancements.

A key element of FireGate is its configurable PHY front end, i.e. the ability to customize several aspects of the PHY cable environment interface. During the configuration phase the total number of available PHY ports can be adjusted (max 16) and as well as the total number of PHY instances per FPGA device. Furthermore, the speeds supported by the PHY can be defined. The PHY speeds can be either predefined to support single network speeds (for example S100, S200, S400 ...). This reduces network speed negotiation times (only applicable if the entire network would use the same PHY). Alternatively, the PHY(s) can be configured to support speed ranges (e.g. S200 - S400) and limit the speed negotiation to those values).

Additionally, the PHYs also contain improvements over standard 1394 implementations. DapTechnology has been one of the very first companies to actively advocate such functionalities within PHY devices.

### Other Options

Please discuss other requirements with DapTechnology. We will provide you with a feasibility analysis as well as involved costs/lead times.

## DESIGN FEATURES AND BENEFITS:

There are several advantages when using FPGAs to implement a complete 1394 I/O interface. Some of these are:

**IP solution:** System designers can now be entirely isolated from the typical issues associated with off-the-shelf silicon (availability, roadmap, revisions).

**Single-chip solution:** Combination of PHY IP and Link Layer IP thus creating smaller solutions. Additional components can be added to create a System-On-Chip (SOC) solution.

**Flexible number of ports:** Commercially available PHY chips have a fixed number of ports which, for small peripherals, is often overkill. On the other hand, a host adapter would likely benefit from 3 or more ports and a hub could even have more than that. For a PHY based on FPGA technology, the user can customize the number of ports as required.


**Optional debug and test features (pending):** Optionally, the user can include debug and test features like BERT (Bit Error Rate Test) Low level data monitoring and recording.

**Field-upgradable:** The used FPGAs are field upgradable thus allowing the addition of new features or bug fixes, even if the device is already in the field.

**Cost-effective ASICs:** Once a design is finalized an IP solution offers a very cost-effective path to rendering a custom ASIC.

## SOFTWARE SUPPORT:


In order to support FireCore DapTechnology has developed its own SW solution FireStack®. This innovative SW stack was architected from ground up in order to support the advanced features of the FireLink® IP Extended only solution. It complies with IEEE-1394 requirements as well as select higher protocol layers e.g. IIDC). And as the only product in the market it natively supports AS5643 features and functions.



# 1) THE BASIC VERSION:


## A processor-driven communication:

In the *Basic* version the packet data flow is processor driven, i.e. any received/transmitted packets have to be read from or written to a Dual-Ported RAM Buffer by a processor. The Dual Port RAM Buffer is located inside the core and is customizable in size to accommodate for the maximum packet size.



This concept is intended for small core sizes. Packets to be transmitted are written into the Asynchronous Transmit Buffer.

Isochronous packets can also be transmitted from the Isochronous Transmit Port.



Received Packets are stored in the Isochronous or Asynchronous Receive Buffer or are routed to an Isochronous Receive Port or the Asynchronous Receive Port.

## Architecture:


FireCore® Basic consists of a fully IEEE-1394-2008 Beta compliant PHY and Link Layer implementation. All related functional blocks ensure functional standard compliance as well as interoperability with off-the-shelf physical layer devices (assuming PHY layer I/O compliance).

Essential to FireCore® Basic is its very simple host connectivity. Via simple 32-bit data bus R/W operations as well as control registers. Updates can be handled via a dual-ported RAM or direct register access. Since any communication with this DPRAM is host processor driven this interface is optimized for small/medium sized data (isochronous, asynchronous and PHY layer) packets as well as low bandwidth requirements. Just like sending large amounts of data via the I/O bus, an increased number of individual bus transactions negatively affect the overall interface performance. For transmission and reception of large isochronous streams (e.g. video and/or audio) alternate data paths are available by means of the ISO Transmit and Receive Ports. They allow connecting dedicated data generating/processing HW directly to the transmit/receive engines of FireLink®. As these dedicated ports are bypassing the host main processor they are not restricted by performance limitations of the main host interface and therefore guarantee optimized data rates.

An additional benefit is the ability to customize several functional elements of the core. Since not all 1394 implementations require a full featured 1394 interface (e.g. a pure IPv4 (IP over 1394) or AS5643 implementation using only asynchronous messaging can reduce FPGA footprint requirements by leaving out certain functional blocks like isochronous data ports, Cycle Timer and transmit, etc. in the deployed netlist. Likewise, an isochronous data transmitting video camera can omit a RX iso port as it is a dedicated data streaming device and the general purpose RX and TX buffer can be held small.

## Supported FPGA platforms

<b>Xilinx</b>	Spartan-6 Virtex-5, Virtex-6, Virtex-7 Artix-7 Kintex-7
<b>Altera</b>	-
<b>Microsemi</b>	-




## 2) THE EXTENDED VERSION:

### A DMA driven communication:

In the *Extended* version the packet data flow is DMA driven. It is an OHCI compliant implementation with optional extensions using descriptors and packet buffers. The LLC's DMA Engine handles the transfer to/from a FIFO Buffer for receiving and sending packets automatically, enabling high bandwidth systems. The user creates lists of packets to be sent and/or cyclic buffers for packets to be received. The FIFO is located inside the core and its size is customizable to accommodate host bus latency.


This concept is ideal for high-bandwidth applications. The concept reduces processor load.



Packets to be transmitted are read from a chain of packets stored in host memory. There may be a separate chain for asynchronous packets and each channel for isochronous packets.

Received packets are stored in chained buffers which are prepared in host memory.

A new buffer can be used for each packet, or multiple packets can be stored in one buffer. For certain applications, like camera streaming, the LLC is capable to stream the packet payload immediately into video buffers, with an absolute minimum of processor overhead



### Architecture:


FireCore® Extended and Basic both contain the same LLC and PHY layer functional blocks and with that ensure functional standard compliance.

The big difference between the two versions lies in the host connectivity interface. FireCore® Extended utilizes the architectural and performance-based benefits of the DMA capable communication interface. DMA transfers copy blocks of memory from one device to another and, while the CPU initiates the transfer by issuing a DMA command, it does not execute it. Advanced bus designs such as PCI typically use bus mastering DMA where the device takes control of the bus and performs the transfer itself. In an embedded processor or multiprocessor system-on-chip, it is a DMA engine connected to the on-chip bus that actually administers the transfer of the data. Another difference is that the Extended version does not include iso ports as the DMA mechanism efficiently handles the iso data transfer.

FireCore® Extended uses such an advanced DMA-enabled interface. And FireStack® - DapTechnology's own IEEE-1394 software stack – takes this concept even further with its consistent utilization of zero-copy data handling mechanisms. Together they form a very powerful combination aimed at complete system throughput optimization as well as minimization of system latencies and resource utilization.

### Supported FPGA platforms

<b>Xilinx</b>	Spartan-6 Virtex-5, Virtex-6, Virtex-7 Artix-7 Kintex-7
<b>Altera</b>	-
<b>Microsemi</b>	-



### 3) THE GPLINK VERSION:

#### A chip replacement

The SAE AS5643 compliant FireCore GPLink IP Core is targeted at applications requiring a replacement for the currently used general purpose Link Layer Controller chips. FireLink GPLink has all functional blocks typically required for A&D implementations.

The DapTechnology implementation is focused on AS5643 applications which often require flight-ready hardware and consequently DO-254 certification. Therefore, the FireCore GPLink must be DO-254 certifiable IP which requires significant resources. Certain unused features (Iso TX/RX, Cycle Start, Cycle Master) of commercial silicon are not implemented in order to minimize the footprint.

#### Key Features

- IEEE-1394b-2008
- Supports S100 - S400 transfer rates
- IP-Link Layer
- 2 Kbytes asynchronous transmit FIFO (ATF)
- 2 Kbyte general receive FIFO (GRF)
- 16-bit handshake mode microcontroller interface
- Microcontroller rates up to 60 MHz

#### Architecture:


FireCore GPLink consists of a fully IEEE-1394b-2008 compliant Link Layer implementation. All LLC and PHY related function blocks ensure standard compliance as well as interoperability with off-the-shelf network devices (assuming PHY layer I/O compliance).

The microcontroller interface allows the microcontroller to communicate with the internal control and configuration registers (CFR), asynchronous transfer FIFO (ATF), and general receive FIFO (GRF), each of 520 quadlets (2 Kbytes) using a native interface. All microcontroller RX/TX operations are initiated by the microcontroller.

The microcontroller interface operates in a 16-bit MCS-MCA handshake mode. This mode is characterized by the way requests by the microcontroller are acknowledged by the LLC for each word that is transferred.

#### Supported FPGA platforms


<b>Xilinx</b>	Spartan-6 Virtex-5, Virtex-6, Virtex-7 Artix-7 Kintex-7
<b>Altera</b>	-
<b>Microsemi</b>	IGLOO2, SmartFusion2



## AS5643 EXTENSION:

# AS5643

DapTechnology offers a very unique, but extremely powerful addition to its FireCore Extended IP core. Our active participation in SAE ASD AS-1A3 standards committee together with the close collaboration with many adopters of this standard allows DapTechnology to, not only develop a fully standards-compliant extension to the LLC, but also go beyond and/or deviate from the current AS5643 standard.



AS5643 additions to extended version of FireCore

The AS5643 package is designed to offload the AS5643 support for the host processor. The following features are supported in firmware:


- AS5643 Protocol timing
  - STOF Generation: Accuracy: 0.3  $\mu$ sec
  - TX Frame Offset Time: 0.3  $\mu$ sec
  - RX Frame Offset Time Stamps: Accuracy : 0.3  $\mu$ sec
- AS5643 Protocol encapsulation
  - Vertical Parity Check Insertion and Verification
- Hardware RX Filter on ASM MessageID and/or Channel

Compared with other implementations using off-the-shelf 1394 LLC silicon (and AS5643 support implemented in SW) this AS5643 extension to the extended version of FireLink drastically improves the overall system performance, offloads the host processor and guarantees timing deadlines that otherwise can only be accomplished with real-time operating systems.


FireLink can also be paired with FireGate. With their respective AS5643 extensions they form the perfect PHY/LLC system on the chip (SOC) solution for typical aerospace applications. Please contact DapTechnology if your requirements go beyond the current AS5643 specification. The flexible architecture of the AS5643 extensions allows for the integration and support of features/functions that were not considered in the AS5643 standard as they are not supported by standard silicon.

## AS5643 MESSAGING:

The AS5643 solution takes full advantage of the OHCI-like system architecture of the extended version of the FireLink<sup>®</sup>. From an applications point of view the OHCI-like descriptor block model is perfectly suited for powerful transmission linked lists for asynchronous stream packets. Part of the descriptor is a 16-bit timing field which allows for a precise frame time offset as required by AS5643. Additionally, the descriptor can be run in a looped mode in case a device has to transmit in every STOF frame.



The same mechanism also allows transmitting messages from a single device but utilizing different node specific time slots. Such transmission lists can be perfectly used for simulation projects that may want to simulate an entire network's traffic without physically using multiple bus devices.



## RESOURCE UTILIZATION:

Resource utilization tables are made available upon request. Please contact DapTechnology directly.

## PRODUCT POSITIONING:

This FireCore IP Core is targeted at applications with up to 3200 Mbps data transmission requirements and for designs with or without a PCI Link Controller requirement. Any existing designs based on the (TSB12LV32) will greatly benefit as the FireCore GPLink architecture shows many similarities. And with the Extended version, products requiring DMA capabilities can easily be paired with off-the-shelf PCI IP cores or bridge chips.

The industrial applications of FireCore are quite broad and include robotics, machine vision, wide format digital printing and medical imaging. Finally, the FireCore® is ideal for use in Consumer Electronics equipment such as Set Top Boxes, DVD peripherals and High Definition A/V equipment.

FireCore was the first IP solution to transcend IEEE-1394 beyond S800. And with FireStack® it offers a complete package for a complete 1394 bus I/O solution that is able to address the growing demands for speeds beyond S800.


## Evaluation Platforms:

Several evaluation platforms are available, for example:

- Xilinx KC701 (Kintex)
- Xilinx AC701 (Artix)
- Microsemi M2GL010T (IGLOO2)
- Microsemi M2S150TS (SmartFusion2)

FireCore uses the FPGA onchip SerDes transceivers for PHY TPB+/- transmit and TPA+/-receive lines.

Please contact DapTechnology for more information on the various evaluation platforms and their respective availabilities.




Microsemi M2GL010T (IGLOO2) Eval Kit

## AS5643 COCKPIT DEMO

DapTechnology's FireCore IP core is an integral part of AS5643 Cockpit Demo showcase. This reference platform simulates an AS5643 network on several levels and utilizes DapTechnology's IP core in several ways:

- FireLink Extended is used as an IP Link layer in FireTrac which itself is part of the laptop system (together with a FireSpy). In this setup the core uses the extended OHCI functionality as well as the AS5643 features to take full advantage of the FireLink Extended benefits for simulating a vehicle management control (VMC) system.



- DapTechnology's Smart Interface Board provides the network interface as well as engine to drive the Control Unit as well as the Display Unit. Both platforms are running Remote Node software on a soft-core MicroBlaze processor which is connected to a FireCore Basic IP core. FireCore Basic includes both FireGate and FireLink Basic IP cores. The current iteration of this Demo runs on Xilinx FPGAs and soon it will be available on Microsemi FPGA devices.

## CONTACT INFORMATION:

[sales@daptechnology.com](mailto:sales@daptechnology.com)

[www.daptechnology.com](http://www.daptechnology.com)

**dap** TECHNOLOGY • **dap** USA •

DapTechnology B.V.  
 Beatrixstraat 4  
 7573AA Oldenzaal  
 The Netherlands  
 Ph: +31 541 532941

DapUSA, Inc.  
 780 W San Angelo Street  
 Gilbert, AZ 85233  
 United States of America  
 Ph: +1 480 422 1551